Low On-resistance Trench Lateral Power MOSFET Using 0.6 µm Smart Power Technology

Mutsumi Sawada Masanobu Iwaya Naoto Fujishima

1. Introduction

In response to the requests of recent years for electronic devices that are smaller, lighter, thinner and consume less power, Fuji Electric has concentrated on the field of power supply ICs and has been developing smart power technology. To increase the packing density and reduce on-resistance of the switching devices integrated into a power IC, Fuji Electric has been producing and has verified the effectiveness of a lateral power MOSFET in which a trench is formed. This device is known as a TLPM (trench lateral power metal oxide semiconductor field effect transistor).⁽¹⁾⁻⁽⁴⁾

Fuji Electric has developed a technology for integrating TLPM structures, which have a breakdown voltage of 30 V as required for power ICs used applications such as power management systems and DC-DC converters, into Fuji Electric's existing $0.6 \,\mu m$ rule Bi-C/DMOS (bipolar-complementary/double diffused MOSFET) process technology. This article presents an overview of the newly developed integration technology.

2. Device Structure and Features

2.1 Conventional technology

As can be seen in Fig. 1, a planar LDMOS (lateral double diffused MOSFET) power device has an extended n drain region formed on the surface of the Si substrate. This extended n drain region is necessary in order to achieve a high breakdown voltage, but there is a limit to the level of integration and lowering of on-resistance that may be realized.

2.2 TLPM

Figure 2 shows a cross section of CMOS (complementary MOSFET) and TLPM structures integrated into a single chip.

As shown in Fig. 2, the TLPM structure is formed with a source region at the surface of the substrate, a drain region at the bottom of the trench and a channel region along the sidewall of the trench. To provide a 30 V breakdown voltage, an n drain region is formed, extending from the bottom of the trench to the trench



Fig.1 Cross-sectional view of planer LDMOS





sidewalls. By partially forming the channel and drain vertically as described above, the device pitch has been reduced by 50% compared to conventional technology and the specific on-resistance has been drastically improved.

3. Process Integration

The process flow is described below. First, a $2 \mu m$ trench is formed in a p well that had been fabricated at the same time as the CMOS portion. Using the same mask oxide as is used for trench etching, an n drain region is formed at the bottom of the trench [See Fig. 3(a)]. Next, a p- region is formed, and then a field oxide layer to isolate the devices is fabricated by thermal oxidation. Subsequently, the channel is implanted with ions to adjust the threshold voltage, a relatively thick gate oxide layer is formed on the TLPM

Fig.3 Process flow



portion, a thinner gate oxide layer is formed on the low voltage CMOS portion, and poly-Si, which will become the gate electrode, is deposited. The trench sidewall gate electrode of the TLPM is formed with a selfaligned fabrication method in which the poly-Si is anisotropically etched so that the gate electrode projects outward from the trench oxide layer at a distance which is the same as the thickness of the poly-Si film [See Fig. 3(b)]. After the CMOS and TLPM source/drain regions are fabricated in the same process, an inter-layer dielectric is deposited and a contact hole is formed at the bottom of the trench. Poly-Si is deposited to completely fill the trench and then an overall etch-back process is performed to fabricate the trench plug [See Fig. 3(c)]. Lastly, inter-metal dielectrics are deposited, a contact hole is formed in the silicon substrate surface, and metallization and passivation processes are performed.

Three photolithographic processes for fabricating the trench, gate electrode, and trench bottom contact have been added to the conventional Bi-C/DMOS process.

4. Simulation Results

Two-dimensional process and device simulation techniques have been utilized to optimize the process integration conditions and device structure. Fig. 4(a) shows the off-state potential distribution. The depletion layer extends from the n drain junction to the edge of the n+ drain region at the bottom of the trench, and a blocking capability of 30 V is maintained by the



Fig.5 Breakdown voltage and specific on-resistance of TLPM as function of n drain dose



reduced electric field. Here the breakdown point is located at the edge of the gate on the drain-side at the bottom of the trench. Fig. 4(b) shows the current distribution at on-state. The drain current flows vertically along the trench sidewall.

Figure 5 shows both breakdown voltage $(BV_{\rm ds})$ and specific on-resistance $(R_{\rm on}A)$ as a function of the n drain dose. There is a tradeoff relation between $BV_{\rm ds}$ and

Fig.6 SEM micrograph of fabricated TLPM



Fig.7 Electrical characteristics of TLPM



 $R_{\rm on}A$, and optimum values of $BV_{\rm ds} = 30$ V and $R_{\rm on}A = 23 \ {\rm m}\Omega{\rm mm}^2$ were obtained when the n drain dose was $2 \times 10^{13} \ {\rm cm}^{-2}$.

5. Experimental Results

Figure 6 shows a cross-sectional SEM (scanning electron microscope) micrograph of the TLPM portion of a device fabricated with integrated CMOS technology.

Figure 7 shows the electrical characteristics of the

Fig.8 Electrical characteristics of low voltage CMOS



Fig.9 Trend of breakdown voltage and specific on-resistance



TLPM structure. When $BV_{\rm ds}$ is 35 V and $V_{\rm gs} = 18$ V $(E_{\rm ox} = 2.9$ MV/cm, $T_{\rm ox} = 62$ nm), an $R_{\rm on}A$ value of 16 m Ω mm² was obtained. This is the lowest value of $R_{\rm on}A$ for a 30 V class TLPM ever reported thus far in any published paper.

Figure 5 compares the experimentally measured and simulated values of $BV_{\rm ds}$ and $R_{\rm on}A$ as a function of the n drain dose. The simulated results are in good agreement with the measured results. The reason for the lower simulated $R_{\rm on}A$ value when the n drain dose is $5 \times 10^{12} \,{\rm cm}^{-2}$ is believed to be due to a discrepancy in the model for oxidation and diffusion at the corner of the trench bottom in the n drain region.

Figure 8 shows electrical characteristics of the low voltage CMOS. This type of CMOS device will enable the integration of mixed digital-analog control circuits.

6. Conclusion

An overview of the technology for integrating Fuji Electric's existing $0.6 \,\mu\text{m}$ rule Bi-C/DMOS process integration technology with low on-resistance trench lateral power MOSFETs has been presented. As can be seen in the trend of breakdown voltage and specific on-resistance depicted in Fig. 9, the Fuji Electric TLPM has the lowest $R_{\text{on}}A$ value for a 30 V class TLPM ever reported thus far in any published paper.

In the future, Fuji Electric plans to incorporate this technology into products, and additionally, intends to develop a p channel TLPM, pursue even higher voltage technology, and to apply this technology to power ICs for power supply units and PDP (plasma display panel) driver ICs.

References

(1) Fujishima, N.; Salama, C.A.T. A Trench Lateral Power

MOSFET Using Self-aligned Trench Bottom Contact Holes. IEDM Technical Digest. 1997, p.359-362.

- (2) Sugi, A. et al. A 30 V Class Extremely Low Onresistance Meshed Trench Lateral Power MOSFET. ISPSD Proceedings. 2002, p.297-300.
- (3) Fujishima, N. et al. A Low On-resistance Trench Lateral Power MOSFET in a 0.6 μm Smart Power Technology for 20-30 V Applications. IEDM Technical Digest. 2002, p.455-458.
- (4) Fujishima, N. et al. US patent application. 2001.
- (5) Parthasarathy, V. et al. A 33 V, $0.25 \text{ m}\Omega\text{-cm}^2 \text{ n-channel}$ LDMOS in a $0.65 \,\mu\text{m}$ Smart Power Technology for 20 V- 30 V Applications. ISPSD Proceedings. 1998, p.61-64.
- (6) Tsai, C. Y. et al. Optimized 25 V, 0.34 mΩ-cm² Very-Thin-RESURF (VTR), Drain Extended IGFETs in a Compressed BiCMOS Process. IEDM Technical Digest. 1996, p.469-472.
- (7) Contiero, C. et al. LDMOS Implementation by Large Tilt Implant in 0.6 μm BCD5 Process, Flash Memory Compatible. ISPSD Proceedings. 1996, p.75-78.
- (8) Parthasarathy, V. et al. A 0.35 μm CMOS Based Smart Power Technology for 7 V-50 V Applications. ISPSD Proceedings. 2000, p.317-320.



* All brand names and product names in this journal might be trademarks or registered trademarks of their respective companies.